Re: [PATCH]sparc32: forced setting of mode of sun4m per-cpu timers

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

From: Kirill Tkhai <tkhai@xxxxxxxxx>
Date: Wed, 11 Jan 2012 03:17:03 +0400

> SUN4M per-cpu timers have two modes of work. These are timer mode and
> counter mode. Kernel doesn't write anything to the register, which is
> connected with mode choice.
> So, the mode is chosen by bootloader. This patch forces to use timer
> mode from the kernel and to be independent of bootloader.
> I had this problem with OpenBIOS. Timers don't tick and kernel fails on
> QEMU, when it's compiled with SMP support. The patch fixes problem.
> Signed-off-by: Tkhai Kirill <tkhai@xxxxxxxxx>
> Acked-by: Sam Ravnborg <sam@xxxxxxxxxxxx>

Applied, thanks.
To unsubscribe from this list: send the line "unsubscribe sparclinux" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at

[Linux MIPS Home]     [Kernel Development]     [DCCP]     [Linux ARM Development]     [Linux]     [Photo]     [Yosemite News]     [MIPS Architecture]     [Linux ARM Kernel]     [Linux SCSI]     [Linux x86_64]     [Linux Hams]

  Powered by Linux