Re: Flash Burst Mode, where goes init to? | |
| [Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] | |
On Wed, 2 Feb 2005, Konstantin Kletschke wrote: > Hi! > > Jared, my last answer to you went to you personally, sorry it should go > to the list... (is there any MUA which automatically recognizes a list > and does a list reply in that case?). > > The performance is indeed a bit worse, roughly by 10% to 15%. > I don't think there is an error in my burst mode config, I think it does > not burst. With the scope I see Burst arbitration on the chip but every > burst is cancelled after the first data word. > > I thought something like that, that the Falsh device address' has to be > declared to be cacheable, but how do I do that? > > I looked around a bit in arch/arm/mach-imx and include/asm-arm but did > not found a file declaring cacheable regions. > > Where is that done in linuux kernel (suspecting the kernel does it, > since he switches on caches and MMU)? For MTD you need to provide the necessary support in your map driver. See the lubbock map driver for example. Nicolas ------------------------------------------------------------------- Subscription options: http://lists.arm.linux.org.uk/mailman/listinfo/linux-arm FAQ/Etiquette: http://www.arm.linux.org.uk/armlinux/mailinglists.php
[Site Home] [IETF Annouce] [Security] [Bugtraq] [Linux] [Linux ARM Kernel] [Linux MIPS] [ECOS] [Tools] [DDR & Rambus] [Monitors]